>What are the constraints for the HDSP 9652's apparent minimum buffer >size of 64 frames? Is it the FPGA? Is it the firmware? whatever stuff is programmed into the FPGA and/or the rest of the board, it cannot be set to generate interrupts at smaller intervals than this.