[LAU] Bye Bye 32 bit

[Chris Caudle]

On Fri, December 29, 2017 10:23 am, Paul Davis wrote:
> ​Are they NUMA in the "traditional" sense that there are local caches
> and a complex cache invalidation scheme? Or just NUMA in the sense that
"it's a
> bit slower to get there from here"?

Well, technically NUMA means non-uniform memory access, so any shared
memory scheme that has differing access speeds for different parts of the
address space counts as NUMA, but yes, any modern multi-socket server or
workstation is considered cache-coherent NUMA, and even many single die
processors have multiple levels of cache that are dedicated per core or
pair of cores, and could be considered a form of NUMA.  The new AMD server
and workstation processors are actually NUMA on package, each package has
four separate die mounted with cache-coherent interconnect between the
die, and each die has two memory controllers.  On each of the four die the
8 processor cores are arranged in pairs, with some levels of cache
dedicated to each pair, and some shared between all four pairs.  So yes,
"complex" is an apt description of the cache management.  It is somewhat
mind boggling that it works at all, much less has the performance levels
it does.

-- 
Chris Caudle